深圳市伟格兴电子科技有限公司是一家大型集成电路代理,分销商,公司在深圳.作为的集成电路分销商,我公司拥有丰富经验的IC销售人员,为客户提供全面的服务支持。我公司主要从事美国ADI、MAXIM,TI,ON,ST,FAIRCHILD,ADI,NXP等世界**品牌的IC和功率模块 GTR、IGBT、IPM、PIM可控硅 整流桥 二极管等,涵盖通信、半导体、仪器仪表、航天航空、计算机及周边产品、消费类电子等广泛领域。公司现货多,价格合理。经过我公司全体人员的共同努力, 深圳市伟格兴电子科技有限公司现已成为国有大、中型企业,**企业,中小型分销商的可靠合作伙伴,业务遍及中国大陆及海外市场。 我公司在国外拥有直接的货源和存货,与国际上享有良好声誉的大量供应商建立了良好的长期合作关系。定货渠道好,周期短,以‘交货快捷、质量保证、价格合理’为服务的宗旨,保证所提供货品均为原包装。 我公司一贯坚持:“品质、服务至上”的发展宗旨以向用户提供*系统 免费技术解决方案和满意的服务为己任。我们希望结交更多的合作伙伴,以合理的价格、*的优质服务,与大家共同开创广阔的未来!同时也希望与业界**进行广泛的交流与合作,共同为电子业繁荣发展作出自己的贡献!
车载娱乐影音系统的开发与研究(公司的主要系列方案有:MP3/MP4/MP5系列、单锭DVD+TFT系列、双锭DVD+TFT系列等)的同时还提供了车载DVD主控IC的销售(闽台凌阳、普成、EON、华邦、立绮等一系列产品)。目前,飞鹰通科技正处在高速发展阶段,引入了先进管理人才和管理经验
Security Level: Confidential A - 12 - 2/27/2018
Copyright © 2018 SigmaStar Technology Corp. All rights reserved.
ORDERING GUIDE
Part Number Temperature Range Package Description Package Option
SSD102 -40°C to +85°C LQFP 100-pin
MARKING INFORMATION
SSD102
DISCLAIMER
SIGMASTAR TECHNOLOGY RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE
TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. NO
RESPONSIBILITY IS ASSUMED BY SIGMASTAR TECHNOLOGY ARISING OUT OF THE APPLICATION
OR USER OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY
LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.
Electrostatic charges accumulate on both test equipment and human body and can discharge without
detection. SSD102 comes with ESD protection circuitry; however, the device may be permanently
damaged when subjected to high energy discharges. The device should be handled with proper ESD
precautions to prevent malfunction and performance degradation.
Sigmastar Confidential for
芯智国际有限公司
Internal Use Only
Security Level: Confidential A
Copyright © 2018 SigmaStar Technology Corp. All rights reserved.
REGISTER DESCRIPTION
General Control Register
General Control Register
Index Name Bits Description
00h
REGBK 7:0 Default : 0x00 Access : R/W
XTAL_OK (RO) 7 Crystal ready.
MCU_SEL (RO) 6 0: Embedded MCU.
1: External serial bus interface.
- 5:4 Reserved.
AINC 3 Serial bus address auto Increase.
0: Enable.
1: Disable.
- 2 Reserved.
REGBK[1:0] 1:0 Register Bank Select.
00: Register of scaler.
01: Register of ADC/ACE/MCU.
10: Register of Video Decoder Front End (VFE).
11: Register of Video Decoder 2D Comb Filter (VCF).
REGBK[2:0] 2:0 Register Bank Select.
000: Register of scaler.
001: Register of ADC/ACE/MCU.
010: Register of Video Decoder Front End (VFE).
011: Register of Video Decoder 2D Comb Filter (VCF)
01h ~
FFh
- 7:0 Default : - Access : -
- 7:0 Reserved.
Scaler Register (Bank = 00, Registers 01h ~ 9Fh)
Scaler Register (Bank=00, Registers 01h ~ 9Fh)
Index Name Bits Description
01h
DBFC 7:0 Default : 0x80 Access : R/W
- 7:3 Reserved.
DBL[1:0] 2:1 Double Buffer Load.
00: Keep old register value.
01: Load new data (auto reset to 00 when load finish).
10: Automatically load data at VSYNC blanking.
11: Reserved.
Sigmastar Confidential for
芯智国际有限公司
Internal Use Only
Security Level: Confidential A
Copyright © 2018 SigmaStar Technology Corp. All rights reserved.
Scaler Register (Bank=00, Registers 01h ~ 9Fh)
Index Name Bits Description
DB_EN 0 Double Buffer Enable.
0: Disable.
1: Enable.
02h ISELECT 7:0 Default : 0x00 Access : R/W
NIS 7 No Input Source.
0: Input source active.
1: Input source inactive, output is free-run.
STYPE[1:0] 6:5 Input Sync Type.
00: Auto detected.
01: Input is separated HSYNC and VSYNC.
10: Input is Composite sync.
11: Input is sync-on-green (SOG).
COMP 4 CSYNC/SOG select (only useful when STYPE = 00).
0: CSYNC.
1: SOG.
ICS 3 Input Color Space.
0: RGB.
1: YCbCr.
IHSU 2 Input Sync Usage.
When EXTVD=0:
0: Use HSYNC to perform mode detection, HSOUT from ADC to
sample pixel.
1: Use HSYNC only.
When EXTVD=1:
0: Normal.
1: Output black at blanking.
BYPASSMD 1 By-Pass Mode for interlace-input-interlace-output.
EXTVD 0 0: Select analog input (CVBS/S-Video/RGB/YCbCr).
1: Select digital input (CCIR656).
03h IPCTRL2 7:0 Default : 0x18 Access : R/W
VDS_EN 7 Input data double sample
In CCIR input mode,
0: for horizontal output resolution less than 720 pixels.
1: for horizontal output resolution more than 720 pixels.
In analog input mode,
0: half sample of input data.
1: original sample of input data.
The TC90195AXBG incorporates a frame memory to display two independent pictures. It can display two asynchronous video **s simultaneously and overlay graphics **s from a system-on-a-chip (SoC) on video **s.
The TC90175XBG new product is a single-video processor without a frame memory. Both the TC90195AXBG and the TC90175XBG incorporate a video decoder, support various analog and digital video input formats, and allow optimal picture adjustment according to the specific LCD panel. The output stage has a T-Con, which adapts to LCD panels from multiple manufacturers.
SSD102
Smart HD Display Controller
Preliminary Data Sheet Version 0.1
Security Level: Confidential A - 2 - 2/27/2018
Copyright © 2018 SigmaStar Technology Corp. All rights reserved.
BLOCK DIAGRAM
Switch
2-Channel
AFE
Video Decoder
Timing Generator
BIU
S-Video 1/2
CVBS 1/2
YC Separation
2D Comb Filter
Chroma
Demodulator
T-CON
RGB /YCbCr
MACE
MCU
Display
Device
Scaling Engine
OSD Gamma
Auto Function for RGB / YCbCr
ADC Input
R/Cr
CSC
(RGB to YCbCr)
3x3 Color Space
Conversion
Display Unit
Flash Memory or
EEPROM
External MCU